


. . . .











FIG. 3














16 x 2.5 GBPS





FIG. 7C








FIG. 8B





At B: Total Input Jitter = 4+4+12+4+4+4+0.71*14=42 ps CMOS Input Mismatch + setup/Hold = 24 ps Margin at 12.5 Gig = 12 psMargin at 10 Gig = 32 ps

FIG. 10

